Karypis, G., Aggarwal, R., Kumar, V. and Shekhar, S.. "Multilevel hypergraph partitioning: Application in VLSI domain." (1997): 526--529.